

CURRICULUM

for the Academic year 2020 – 2021

ELECTRONICS AND COMMUNICATION ENGINEERING

V & VI SEMESTER B.E

RAMAIAH INSTITUTE OF TECHNOLOGY

(Autonomous Institute, Affiliated to VTU) Bangalore – 560054.

About the Institute

Dr. M. S. Ramaiah a philanthropist, founded 'Gokula Education Foundation' in 1962 with an objective of serving the society. M S Ramaiah Institute of Technology (MSRIT) was established under the aegis of this foundation in the same year, creating a landmark in technical education in India. MSRIT offers 13 UG programs and 15 PG programs. All these programs are approved by AICTE. All the UG programs & 09 PG programs are accredited by National Board of Accreditation (NBA). The institute is accredited with 'A' grade by NAAC in 2014. University Grants Commission (UGC) & Visvesvaraya Technological University (VTU) have conferred Autonomous Status to MSRIT for both UG and PG Programs till the year 2029. The institute is a participant to the Technical Education Quality Improvement Program (TEQIP), an initiative of the Government of India. The institute has 380 competent faculty out of which 60% are doctorates. Some of the distinguished features of MSRIT are: State of the art laboratories, individual computing facility to all faculty members, all research departments active with sponsored funded projects and more than 300 scholars pursuing Ph.D. To promote research culture, the institute has established Centre of Excellence for Imaging Technologies, Centre for Advanced Materials Technology & Schneider Centre of Excellence. M S Ramaiah Institute of Technology has obtained "Scimago Institutions Rankings" All India Rank 65 & world ranking 578 for the year 2020.

The Centre for Advanced Training and Continuing Education (CATCE), and Entrepreneurship Development Cell (EDC) have been set up on campus to incubate startups. **M S Ramaiah Institute of Technology secured All India Rank 8th for the year 2020 for Atal Ranking of Institutions on Innovation Achievements (ARIIA), an initiative of Ministry of Human Resource Development(MHRD), Govt. of India.** MSRIT has a strong Placement and Training department with a committed team, a good Mentoring/Proctorial system, a fully equipped Sports department, large air-conditioned library with good collection of book volumes and subscription to International and National Journals. The Digital Library subscribes to online e-journals from Elsevier Science Direct, IEEE, Taylor & Francis, Springer Link, etc. MSRIT is a member of DELNET, CMTI and VTU E-Library Consortium. MSRIT has a modern auditorium and several hi-tech conference halls with video conferencing facilities. It has excellent hostel facilities for boys and girls. MSRIT Alumni have distinguished themselves by occupying high positions in India and abroad and are in touch with the institute through an active Alumni Association.

As per the National Institutional Ranking Framework, MHRD, Government of India, M S Ramaiah Institute of Technology has achieved 59th rank among 1071 top Engineering institutions of India for the year 2020 and 1st rank amongst Engineering colleges(VTU) in Karnataka.

About the Department

The Department of Electronics and Communication was started in 1975 and has grown over the years in terms of stature and infrastructure. The department has well equipped simulation and electronic laboratories and is recognized as a research center under VTU. The department currently offers a B. E. program with an intake of 120, and two M. Tech programs, one in Digital Electronics and Communication, and one in VLSI Design and Embedded Systems, with intakes of 30 and 18 respectively. The department has a Center of Excellence in Food Technologies sponsored by VGST, Government of Karnataka. The department is equipped with numerous UG and PG labs, along with R & D facilities. Past and current research sponsoring agencies include DST, VTU, VGST and AICTE with funding amount worth Rs. 1 crore. The department has modern research ambitions to develop innovative solutions and products and to pursue various research activities focused towards national development in various advanced fields such as Signal Processing, Embedded Systems, Cognitive Sensors and RF Technology, Software Development and Mobile Technology.

Vision of the Institute

To be an Institution of International Eminence, renowned for imparting quality technical education, cutting edge research and innovation to meet global socio-economic needs

Mission of the Institute

RIT shall meet the global socio-economic needs through

- Imparting quality technical education by nurturing a conducive learning environment through continuous improvement and customization
- Establishing research clusters in emerging areas in collaboration with globally reputed organizations
- Establishing innovative skills development, techno-entrepreneurial activities and consultancy for socio-economic needs

Quality Policy

We at M. S. Ramaiah Institute of Technology strive to deliver comprehensive, continually enhanced, global quality technical and management education through an established Quality Management System complemented by the synergistic interaction of the stake holders concerned

Vision of the Department

To evolve into a department of national and international repute for excellence in education and cutting-edge research in the domain of Electronics and Communication Engineering

Mission of the Department

The department will continuously strive to

- 1. Provide a world-class learning environment that caters to local and global technological and social requirements
- 2. Initiate research collaborations with academia and industries to perform cutting edge research leading to socio-technological innovations
- 3. Develop skills for pursuing innovation and entrepreneurial ventures for graduating engineers

Program Educational Objectives (PEOs):

PEO1: To train to be employed as successful professionals in a core area of their choice

PEO2: To participate in lifelong learning/ higher education efforts to emerge as expert researchers and technologists

PEO3: To develop their skills in ethical, professional, and managerial domains

Program Outcomes (POs):

PO1: Engineering Knowledge: Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.

PO2: *Problem Analysis: Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.*

PO3: Design/development of Solutions: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.

PO4: Conduct Investigations of Complex Problems: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.

PO5: *Modern Tool Usage: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.*

PO6: *The Engineer and Society: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.*

PO7: *Environment and Sustainability:* Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.

PO8: *Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.*

PO9: *Individual and Team Work:* Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.

PO10: *Communication: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.*

PO11: *Project Management and Finance:* Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.

PO12: *Life-long Learning: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.*

Program Specific Outcomes (PSOs):

PSO1: Circuit Design Concepts: Apply basic and advanced electronics for implementing and evaluating various circuit configurations.

PSO2: *VLSI and Embedded Domain:* Demonstrate technical competency in the design and analysis of components in VLSI and Embedded domains.

PSO3: Communication Theory and Practice: Possess application level knowledge in theoretical and practical aspects required for the realization of complex communication systems.

SCHEME OF TEACHING (2020 – 2021) v semester

SI.	Course	Course Title	Catagony		Contact			
No.	Code	Course The	Category –	L	Т	Р	Total	Hours
1.	EC51	Communication Systems	PCC	3	1	0	4	5
2.	EC52	CMOS VLSI Design	PCC	4	0	0	4	4
3.	EC53	Microwave Devices & Antennas	BSC	3	1	0	4	5
4.	EC54	Entrepreneurship & Management	HSMC	3	0	0	3	3
5.	ECE55x	Professional Elective – I	PCE	3	0	0	3	3
6.	XXOExx	Open Elective – I	OE	3	0	0	3	3
7.	ECL56	Communication Systems Laboratory – I	PCC	0	0	1	1	2
8.	ECL57	CMOS VLSI Laboratory	PCC	0	0	1	1	2
9.	ECL58	Microwave & Antennas Laboratory	PCC	0	0	1	1	2
			Total	19	2	3	24	29

VI SEMESTER

SI.	Course	rse Course Title	Catagowy		Cr	Contact		
No.	Code	Course Title Category		L	Т	Р	Total	Hours
1.	EC61	Analog & Mixed Signal VLSI Design	PCC	3	1	0	4	5
2.	EC62	Embedded System Design	PCC	3	1	0	4	5
3.	ECE63x	Professional Elective – II	PCE	3	0	0	3	3
4.	ECE64x	Professional Elective – III	PCE	3	0	0	3	3
5.	XXOExx	Open Elective – II	OEC	3	0	0	3	3
6.	EC65	Mini Project/Professional Elective/NPTEL Course	PW/PCE	0	0	4	4	8
7.	ECL66	Communication Systems Laboratory – II	PCC	0	0	1	1	2
8.	ECL67	Analog & Mixed Signal VLSI Laboratory	PCC	0	0	1	1	2
9.	ECL68	Embedded System Design Laboratory	PCC	0	0	1	1	2
			Total	15	2	7	24	33

Distribution of credits for the batch of 2018 – 2022

Course Category	1 st	2 nd	3rd	4 th	5 th	6 th	7 th	8 th	Total
Basic Science (BSC)	9	8	4	4					25
Engineering Science (ESC)	11	10							21
Humanities and Management (HSMC)		2			3		3		08
Professional Courses – Core (PCC)			21	21	15	11	10		78
Professional Courses – Elective (PCE)					3	6	6		15
Open Elective (OE)					3	3			06
Project Work (PW)						4	1	17	22
Total	20	20	25	25	24	24	20	17	175

Sl.	Course	Course Title	Credits						
No.	Code	Course The	L	Т	Р	Total			
	V Semester (Elective I)								
1.	ECE551	Information, Learning and Inference	3	0	0	3			
2.	ECE552	Advanced Digital Design	3	0	0	3			
3.	ECE553	Operating Systems	3	0	0	3			
4.	ECE554	Computer Architecture	3	0	0	3			
		VI Semester (Elective II)							
5.	ECE631	Image and Video Processing	3	0	0	3			
6.	ECE632	Advanced Digital Logic Verification	3	0	0	3			
7.	ECE633	Error Control Coding	3	0	0	3			
8.	ECE634	Robotics	3	0	0	3			
VI Semester (Elective III)									
9.	ECE641	Radars and Satellite Communication	3	0	0	3			
10.	ECE642	Machine and Deep Learning	3	0	0	3			
11.	ECE643	Speech and Audio Processing	3	0	0	3			
12.	ECE644	Low Power VLSI Design		0	0	3			
		VII Semester (Elective IV)							
13.	ECE741	Automotive Electronics	3	0	0	3			
14.	ECE742	MEMS And Nanoelectronics	3	0	0	3			
15.	ECE743	Computer Vision	3	0	0	3			
16.	ECE744	Optical Fiber Communication	3	0	0	3			
VII Semester (Elective V)									
17.	ECE751	Modeling and Simulation30		0	3				
18.	ECE752	Cryptography, Network and Cyber Security	3	0	0	3			
19.	ECE753	Multimedia Communication	3	0	0	3			
20.	ECE754	Advanced Embedded Systems	3	0	0	3			

LIST OF DEPARTMENT ELECTIVES

COMMUNICATION SYSTEMS

Course Code: EC51 Prerequisites: Linear Integrated Circuits, Signal and Systems Course Coordinator: T. D. Senthilkumar

Credits: 3:1:0 Contact Hours: 70

UNIT – I

Amplitude Modulation: Introduction to AM: Time domain description, Frequency domain description. Generation of AM wave: Square law modulator, switching modulator. Detection of AM waves: Square law detector, envelope detector, time domain description of DSBSC, Frequency domain representation, Generation of DSBSC waves, ring modulator, coherent detection of DSBSC modulated waves

UNIT – II

Angle Modulation (FM): Generation of FM waves: indirect FM and direct FM, frequency discrimination method, phase locked loop, non-linear model of phase locked loop, linear model of phase locked loop, non-linear effect in FM systems

Noise in Continuous Wave Modulation Systems: Receiver model, noise in AM receivers, noise in FM receivers, pre-emphasis and de-emphasis in FM

UNIT – III

Signal Sampling: Basic signal processing operations in digital communication, sampling principles, Sampling Theorem, Practical aspects of sampling and signal recovery, PAM, TDM

Waveform Coding Techniques: PCM block diagram, Different quantization techniques, SNR in PCM Robust quantization, DPCM, DM, Adaptive DM

UNIT – IV

BaseBand Shaping for Data Transmission: Line Codes and their power spectra

Inter Symbol Interference: Introduction, Nyquist criterion for distortion less base-band binary transmission, correlative coding, duo binary coding, Eye pattern

Detection: Model of digital communication system, Gram – Schmidt orthogonalization, geometric interpretation of signals, Maximum likelihood estimation

$\mathbf{UNIT} - \mathbf{V}$

Detection: Correlation receiver, Matched Filter Receiver, Properties of Matched Filter

Digital Modulation and Demodulation Techniques: Binary modulation techniques, BPSK, FSK, ASK, QPSK and DPSK systems with signal space diagram, generation, demodulation and error probability, Comparison using power spectrum

Textbooks:

- 1. Simon Haykin, Michael Moher, "Introduction to Analog and Digital Communication", 2nd Edition, Wiley India Pvt. Ltd., 2012.
- 2. H. Taub, D. L. Schilling, "Principles of Communication Systems", 2nd Edition, McGraw Hill, Reprint, 2008.

References:

- 1. Bernard Sklar, "Digital Communications", 2nd Edition, Pearson Education, 2007.
- 2. B. P. Lathi and Zhi Ding, "Modern Digital and Analog Communication Systems", 4th International Edition, Oxford University Press, 2015.
- 3. George Kennedy, Bernard Davis, S R M Prasanna, "Electronic Communication Systems", 5th Edition, McGraw-Hill, 2011.

- 1. Analyze the generation and demodulation of AM and DSBSC systems (POs -1, 2, 3, 4, 12, PSOs -1, 3)
- 2. Discuss FM generation and analyze its performance in the presence of noise (POs 1, 2, 3, 4, 12, PSOs 1, 3)
- 3. Analyze the performance of the different waveform coding techniques (POs 1, 2, 3, 4, 12, PSO 3)
- 4. Discuss encoding of base band signal, pulse shaping filter design and maximum likelihood estimation (POs 1, 2, 3, 4, 12, PSO 3)
- 5. Interpret the signal space concepts in generation and detection of different digital modulation techniques (POs 1, 2, 3, 4, 12, PSO 3)

CMOS VLSI DESIGN

Course Code: EC52 Prerequisites: Digital Design Course Coordinator: Raghuram S

Credits: 4:0:0 Contact Hours: 56

UNIT – I

Introduction to VLSI Design: Structured Design Strategies, Design Methods, Design Flows, Logic and Circuit Design, Physical Design, Design Verification, Fabrication, Packaging and Testing, Scaling: Moore's Law, Dennard's Law

CMOS Processing Technology: Fabrication Process, CMOS Technologies, Layout Design Rules, CMOS Process Enhancements, SoI and FinFETs

UNIT – II

MOS Transistor Theory: Long Channel V-I Characteristics, C-V Characteristics, Non-ideal V-I Characteristics, DC Transfer Characteristics

CMOS Logic Circuits: The Inverter, CMOS Gates, Compound Gates, Pass Transistor Gates, Tri-States, MUXes, Stick Diagram, Layouts, Sequential Circuits

UNIT – III

Datapath Subsystems: Adders: Ripple carry, Carry generate and propagate, Propagate Generate Logic, Manchester Carry Chain, Carry select, Carry look ahead, Tree Adders, Subtraction, Multiple input addition, Multiplication: Unsigned Array Multiplication, Two's Complement Array Multiplication, Booth Encoding

UNIT - IV

Delay: Transient Response, Delay Estimation: Effective Resistance and Capacitance, RC Delay Model, Elmore Delay Model, Linear Delay Model, Logical Effort (LE), Method of LE and transistor sizing: Delay in gates and multistage networks, Choosing the best number of stages with the method of LE

$\mathbf{UNIT} - \mathbf{V}$

Combinational Circuit Design: Circuit Families: Static CMOS, Ratioed Circuits, Cascode Voltage Switch Logic, Dynamic Circuits, Pass-Transistor Circuits, SoI Circuit Design, Sub-threshold circuit design

Sequencing Static Circuits: Sequencing Methods, Max-Delay and Min-Delay Constraints, Time Borrowing, Clock Skew

Textbook:

1. Neil Weste, David Harris, "CMOS VLSI Design: A Circuit and Systems Perspective", 4th Edition, Pearson Education, 2015.

References:

- Jan Rabaey, B. Nikolic, A. Chandrakasan, "Digital Integrated Circuits: A Design Perspective", 2nd Edition, Pearson, 2003.
- 2. Morris Mano, Michael Ciletti, "Digital Design", 5th Edition, Pearson Education, 2013.

- 1. Discuss the aspects of the VLSI design flow the steps in the CMOS fabrication technology (POs 2, 3, 4, 5, 9, 10, 11, PSO 2)
- 2. Predict the performance of a MOS transistor, and apply its functionality to design digital circuits (POs 2, 3, 4, 5, 9, 10, 11, PSO 2)
- 3. Describe various connection configurations to realize data path elements and analyze their operating speed (POs 2, 3, 4, 5, 9, 10, 11, PSO 2)
- 4. Evaluate the delay due to a MOS logic circuit, and thereby design a circuit to satisfy design parameters (POs 2, 3, 4, 5, 9, 10, 11, PSO 2)
- 5. Analyze the performance of various MOS circuit families and discuss timing constraints of sequential digital circuits (POs 2, 3, 4, 5, 9, 10, 11, PSO 2)

MICROWAVE DEVICES AND ANTENNAS

Course Code: EC53 Prerequisites: Field, Lines and Waves Course Coordinator: Sujatha B. Credits: 3:1:0 Contact Hours: 70

UNIT – I

Multiport Microwave Network Analysis: Impedance, admittance and transmission matrices of reciprocal microwave networks and lossless microwave networks, Scattering matrix – reciprocal networks and lossless networks, shift in reference planes, , Basic properties of dividers and couplers – three-port networks, four-port networks; T-junction power divider – lossless divider, resistive divider, Wilkinson power divider – even-odd mode analysis

UNIT – II

Microwave Devices and Tubes: PIN diodes, Schottky-barrier diode, Attenuator, RWH theory, Gunn diodes– Gunn Effect, modes of operation. Two cavity klystron amplifiers, Reflex Klystrons: Mathematical analysis of power and efficiency, Traveling Wave Tubes, Magnetron Oscillators.

UNIT – III

Fundamentals of Antennas: Principle of antenna, fields from oscillating dipole, antenna field zones, basic antenna parameters, patterns, beam area, Radiation intensity, beam efficiency, directivity and gain, antenna aperture, effective height and radio communication link (Friis formula).

UNIT - IV

Point Source and Arrays: Point source, Types of Arrays (Broad side, End fire, Extended End fire), Arrays of two point sources, linear array of n-isotropic point sources of equal amplitude and spacing, null direction for arrays n isotropic point source of equal amplitude and spacing, pattern multiplication.

$\mathbf{UNIT} - \mathbf{V}$

Types of Antennas: Introduction, short electric dipole, Fields of short electric dipole, radiation resistance of short electric dipole, thin linear antenna, field components of $\lambda/2$ (hertz) dipole antenna, Directivity of dipole antenna, Yagi-Uda antenna, Horn antenna, parabolic reflectors, Micro strip rectangular patch antenna design.

Textbooks:

- 1. David M. Pozar, "Microwave Engineering", 4th Edition, Wiley Publications, 2011.
- 2. Samuel Y Liao, "Microwave Devices and Circuits", 3rd Edition, Pearson Education, 2011.
- 3. John D Kraus, Ronald J Marhetka, Ahmad S Khan, "Antennas and Wave Propagation", 5th Edition, Tata McGraw Hill, 2017.

References:

- 1. Annapurna Das, Sisir K Das, "Microwave Engineering", 3rd Edition, McGraw-Hill, 2015.
- 2. Constantine A Balanis, "Antenna, Theory, Analysis & Design", 4th Edition, John Wiley & Sons, 2016.

- 1. Apply the properties of scattering parameters to obtain the S-matrix of microwave components and circuits (POs 1, 2, 3, 8, 10, 12, PSOs 1, 3)
- 2. Illustrate the significance of various microwave passive devices and tubes (POs 1, 2, 3, 8, 10, 12, PSOs –1, 3)
- 3. Describe the parameters of antennas (POs 1, 2, 3, 8, 10, 12, PSOs 1, 3)
- 4. Design different types of arrays and study the concept of pattern multiplication (POs 1, 2, 3, 8, 10, 12, PSOs –1, 3)
- 5. Explore the field components and radiation resistance of various antennas (POs 1, 2, 3, 8, 10, 12, PSOs –1, 3)

ENTREPRENEURSHIP AND MANAGEMENT

Course Code: EC54 Prerequisites: --Course Coordinator: V. Nuthan Prasad

Credits: 3:0:0 Contact Hours: 42

UNIT – I

Management: Management Functions, Roles of Manager, Levels of Management, Managerial Skills, Management & Administration, Management as a Science, Art & Profession Planning: Nature, Importance and Purpose of Planning, Types of Plans, Steps in Planning, Limitations of Planning, Decision Making – Meaning, Types of Decisions Steps in Decision Making

Standard Management Practices: Performance Monitoring, Target Setting, Incentive Setting **Introduction to Standards:** ISO, CMMI

UNIT – II

Organizing: Meaning, Nature and Characteristics of Organization – Process of Organization, Principles of Organization, Departmentalization, Committees – meaning, Types of Committees, Centralization Vs Decentralization of Authority and Responsibility, Span of Control (Definition only) **Directing and Controlling:** Meaning and Nature of Directing – Leadership Styles, Motivation Theories Communication – Meaning and Importance, Coordination – Meaning and Importance, Techniques of Coordination. Controlling – Meaning, Steps in Controlling

Human Resource Management: Nature and Importance of Staffing, Process of Selection and Recruitment, Performance Management, Compensation and Benefits.

UNIT – III

Social Responsibilities of Business: Meaning of Social Responsibility, Social Responsibilities of Business towards Different Groups, Social Audit, Business Ethics and Corporate Governance

Entrepreneurship: Definition of Entrepreneur, Importance of Entrepreneurship, concepts of Entrepreneurship, Characteristics of successful Entrepreneur, Classification of Entrepreneurs, Intrepreneur – An Emerging Class, Comparison between Entrepreneur and Intrepreneur, Myths of Entrepreneurship, Entrepreneurial Development models, Entrepreneurial development cycle, Problems faced by Entrepreneurs and capacity building for Entrepreneurship

$\mathbf{UNIT} - \mathbf{IV}$

Modern Small Business Enterprises: Role of Small Scale Industries, Concepts and definitions of SSI Enterprises, Government policy and development of the Small Scale sector in India, Growth and Performance of Small Scale Industries in India, Sickness in SSI sector, Problems for Small Scale Industries, Impact of Globalization on SSI, Impact of WTO/GATT on SSIs, Ancillary Industry and Tiny Industry (Definition only). Institutional Support for Business Enterprises: Introduction, Policies & Schemes of Central–Level Institutions, State-Level Institutions

UNIT – V

Project Management: Meaning of Project, Project Objectives & Characteristics, Project Identification- Meaning & Importance; Project Life Cycle, Project Scheduling, Capital Budgeting,

Generating an Investment Project Proposal, Project Report-Need and Significance of Report, Contents, Formulation, Project Analysis-Market, Technical, Financial, Economic, Ecological, Project Evaluation and Selection, Project Financing, Project Implementation Phase, Human & Administrative aspects of Project Management, Prerequisites for Successful Project Implementation. New Control Techniques- PERT and CPM, Steps involved in developing the network, Uses and Limitations of PERT and CPM

Textbooks:

- 1. P.C Tripathi, P.N Reddy, "Principles of Management", 6th Edition, McGraw Hill Education, 2017.
- 2. Poornima M Charantimath, "Entrepreneurship Development Small Business Enterprises", 2nd Edition, Pearson Education 2008.

References:

- 1. Vasant Desai, "Dynamics of Entrepreneurial Development and Management", 6th Revised Edition, Himalaya Publication House, 2018
- 2. Harold Koontz, Heinz Weihrich, "Essentials of Management: An International, Innovation and Leadership Perspective", 10th Edition, McGraw Hill Education, 2016.

- 1. Identify the importance of managerial discipline (POs 1, 2, 4, 5, 6, 7, 8, 9, 10, 11, 12, PSO 2)
- 2. Interpret the concepts of directing and controlling for an organization (POs 1, 2, 5, 7, 8, 9, 10, 11, 12, PSO 2)
- 3. Demonstrate the functions and acquire necessary skills to be a successful entrepreneur (POs 1, 4, 5, 6, 7, 8, 9, 10, 11, 12, PSO 3)
- 4. Describe various polices and institutional supports in growth of Indian economy (POs 1, 4, 5, 6, 7, 8, 9, 10, 11, 12, PSO 3)
- 5. Recognize and prepare effectively project appraisal and report (POs 5, 6, 8, 9, 10, 11, 12, PSO 3)

COMMUNICATION SYSTEMS LABORATORY-I

Course Code: ECL56 Prerequisites: Analog Circuits Laboratory Course Coordinator: T. D. Senthilkumar

Credits: 0:0:1 Contact Hours: 28

List of Experiments

- 1. Class-C tuned amplifier
- 2. Generation of standard AM
- 3. AM demodulation using envelope detector
- 4. Generation of DSBSC using ring modulation
- 5. Generation of direct FM
- 6. FM demodulation using PLL
- 7. Up conversion and down conversion using transistor mixer
- 8. Pre-emphasis and de-emphasis
- 9. Frequency division multiplexing (FDM)
- 10. Simulation of second order active low pass and high pass filter
- 11. Simulation of band pass and band reject filter
- 12. Simulation of analog modulation techniques

Textbooks:

- 1. David A. Bell, "Operational Amplifiers and Linear ICs", 3rd Edition, PHI/Pearson, 2011.
- J. G. Proakis and M. Salehi, "Contemporary Communication Systems using MATLAB", 1st Edition, PWS Publishing Company, 2007.
- 3. Cory L Clark, "Labview Digital Signal Processing and Digital Communications", 1st Edition, McGraw-Hill Education, 2014.

- 1. Simulate and implement modulation and demodulation circuits for AM and FM (POs 1, 2, 3, 4, 5, 9, 10, PSOs 1, 3)
- 2. Implement up and down converters using transistor mixer (POs 1, 2, 3, 4, 5, 9, 10, PSOs 1, 3)
- 3. Implement pre-emphasis and de-emphasis circuits (POs 1, 2, 3, 4, 5, 9, 10, PSOs 1, 3)
- 4. Implement RF class-c tuned amplifier of super heterodyne receiver (POs 1, 2, 3, 4, 5, 9, 10, PSOs 1, 3)
- 5. Simulate different types of filters used in radio transmitter and receiver (POs 1, 2, 3, 4, 5, 9, 10, PSO 3)

CMOS VLSI LABORATORY

Course Code: ECL57 Prerequisites: Digital Design Course Coordinator: A. R. Priyarenjini

Credits: 0:0:1 Contact Hours: 28

List of Experiments

- 1. Front End ASIC Design Flow Combinational Circuits
- 2. Front End ASIC Design Flow Sequential Circuits
- 3. V-I Characteristics of MOS Transistors
- 4. Characterization of MOS Transistors VT0, Kp, Lambda, Mu calculation
- 5. CMOS Inverter Transient and DC Analysis
- 6. Basic gates calculation of propagation delay
- 7. Inverter layout: DRC, LVS
- 8. Inverter layout: post-layout simulation
- 9. Carry Lookahead Adder RTL Design and Synthesis
- 10. Calculation of FO4 delay
- 11. Inverter chain design
- 12. Dynamic Gates design and delay calculation

Textbooks:

1. Neil Weste, David Harris, "CMOS VLSI Design: A Circuit and Systems Perspective", 4th Edition, Pearson Education, 2015.

References:

- Jan Rabaey, B. Nikolic, A. Chandrakasan, "Digital Integrated Circuits: A Design Perspective", 2nd Edition, Pearson Education, 2003.
- 2. Morris Mano, Michael Ciletti, "Digital Design", 5th Edition, Pearson Education, 2013.

- 1. Employ the digital design tools for HDL design entry, simulation, and synthesis (POs 2, 3, 4, 5, 9, 10, PSO 2)
- 2. Create and verify functionality of various gates at the transistor level (POs 2, 3, 4, 5, 9, 10, PSO 2)
- 3. Measure circuit performance parameters by performing simulations of circuit configurations (POs 2, 3, 4, 5, 9, 10, PSO 2)
- 4. Use tools to characterize processes by conducting suitable experiments (POs 2, 3, 4, 5, 9, 10, PSO 2)
- 5. Create the layout for simple gates, and perform RC extraction and post layout simulation (POs 2, 3, 4, 5, 9, 10, PSO 2)

MICROWAVE AND ANTENNAS LABORATORY

Course Code: ECL58 Prerequisites: Microwaves and Antennas Course Coordinator: Sujatha B

Credits: 0:0:1 Contact hours: 28

List of Experiments

- 1. Determination of the modes, transit time, electronic timing range and sensitivity of Klystron source
- 2. Measurement of VSWR, guide wavelength, operating frequency and impedance of unknown load (Horn antenna)
- 3. Determination of V-I characteristics of GUNN diode, and measurement of guide wavelength, frequency and VSWR applying Gunn source
- 4. Determination of coupling coefficient and insertion loss of branch line and backward directional couplers (Microstrip components)
- 5. Determination of coupling coefficient and power division of a hybrid tee (Magic tee)
- 6. Measurement of power division and isolation characteristics of a 3dB power divider
- 7. Measurement of resonant frequency and permittivity of a microstrip ring resonator
- 8. Measurement of coupling coefficient, isolation and insertion loss of a rectangular waveguide type directional coupler
- 9. Experimental studies on radiation pattern of Horn antenna and determination of its beam area, directivity and gain
- 10. Experimental studies of radiation pattern of microstrip Yagi-Uda antenna and determination of its beam area, directivity and gain
- 11. Experimental studies of radiation pattern of microstrip dipole antenna and determination of its beam area, directivity and gain.
- 12. MATLAB/C implementation of radiation pattern of array of n isotropic antennas
- 13. Design and simulation of a dipole antenna using HFSS

References:

- 1. David M. Pozar, "Microwave Engineering", 4th Edition, Wiley Publications, 2011.
- 2. Samuel Y Liao, "Microwave Devices and Circuits", 3rd Edition, Pearson Education, 2011.
- 3. John D Kraus, Ronald J Marhetka, Ahmad S Khan, "Antennas and Wave Propagation", 5th Edition, Tata McGraw Hill, 2017.

- 1. Analyze the characteristics of Multiport Microwave networks (POs -1, 2, 5, 6, 7, 8, 9, 10, PSO 3)
- 2. Interpret the characteristics of Microwave Oscillators and measure the impedance of unknown load (POs 1, 2, 5, 6, 7, 8, 9, 10, PSO 3)
- 3. Construct the radiation pattern and calculate the antenna parameters (POs 1, 2, 5, 6, 7, 8, 9, 10, PSO 3)
- 4. Measure the resonant frequency of ring resonator and analyze its permittivity (POs -1, 2, 5, 6, 7, 8, 9, 10, PSO 3)
- 5. Analyze V-I characteristics of GUNN diode (POs -1, 2, 5, 6, 7, 8, 9, 10, PSO -3)

ANALOG AND MIXED SIGNAL VLSI DESIGN

Course Code: EC61 Prerequisites: Analog Circuits Course Coordinator: M. Nagabushanam

Credits: 3:1:0 Contact Hours: 70

UNIT – I

Introduction and Single Stage Amplifiers: MOS device basics, MOS device models, RC circuits, Passive devices, mixed signal layout issues, Common Source Amplifiers, Source Follower, Common Gate, Cascode Structures and Folded Cascade Structures

UNIT – II

Differential Amplifier and Current Mirrors: Introduction to Differential Pair Amplifier, Quantitative Analysis to Differential Pair Amplifier, Common Mode Response, Differential Amplifiers with Different Loads, Effects of mismatches. Simple Current Mirrors, Cascode Current Mirrors, Differential Pair with Current Mirror Load

UNIT – III

Operational Amplifiers and Frequency Response: Op Amps Low Frequency Analysis, Telescopic Op Amps, Folded Cascode Op Amps, Two Stage Op Amps, Common Mode Feedback, Frequency Response of Common Source Amplifiers, Source Follower, Common Gate, Cascode Structures and Folded Cascode Structures, Differential Amplifiers, Single Ended Differential Pair

$\mathbf{UNIT} - \mathbf{IV}$

Data Converter Fundamentals: Analog versus Discrete Time Signals, Converting Analog Signals to Digital Signals, Sample-and-Hold Characteristics, Digital-to-Analog Converter Specifications, Analog-to-Digital Converter Specifications, Mixed-Signal Layout Issues

$\mathbf{UNIT} - \mathbf{V}$

DAC and ADC Architectures: Digital Input Code, Resistor String, R-2R Ladder Networks, Current Steering, Charge Scaling DACs, Cyclic DAC, Pipeline DAC, ADC Architectures: Flash ADC, Two-Step Flash ADC, Pipeline ADC, Integrating ADCs, Successive Approximation ADC, Oversampling ADC

Textbooks:

- 1. Behzad Razavi, "Design of Analog CMOS Integrated Circuits", 2nd Edition, McGraw Hill Education (India) Edition, 2018.
- 2. R. Jacob Baker, "CMOS Circuit Design, Layout and Simulation", 3rd Edition, John Wiley & Sons. Inc., Publishing, 2010.

References:

- 1. P E Allen and D R Holberg, "CMOS Analog Circuit Design", 2nd Edition, Oxford University Press, 2002.
- 2. Behzad Razavi, "Fundamentals of Microelectronics", 1st Edition, Wiley Publishing, 2008.

- 1. Employ the concept of MOS devices in various MOS amplifier configurations (POs 1, 2, 3, 4, PSO 2)
- 2. Design differential amplifiers with different MOS loads. (POs 1, 2, 3, 4, PSO 2)
- 3. Construct one/two stage opamp and analyze the frequency response of opamps. (POs 2, 3, 4, PSO 2)
- 4. Define various specifications of ADCs/DACs (POs 2, 3, 4, PSO 2)
- 5. Illustrate different types of ADC and DAC architectures (POs 2, 3, 4, PSO 2)

EMBEDDED SYSTEM DESIGN

Course Code: EC62 Prerequisites: Microprocessors Course Coordinators: Lakshmi Shrinivasan, Suma K V

Credits: 3:1:0 Contact Hours: 70

UNIT – I

Typical Embedded Systems: Core of the embedded system, memory, sensors and actuators, communication interface, other system components, characteristics and quality attributes of embedded systems

UNIT – II

Hardware Side – An Introduction: Instructions, registers, embedded systems – an instruction set view, register view, register transfer language, and register view of a microprocessor, fundamental issues in hardware software co-design, computational models in embedded systems, The interrupt, interrupt service routine, interrupt vector table, control of the interrupt table, using an interrupt to manage asynchronous keyboard input

UNIT – III

Programming for Embedded Systems: Overview of ANSI C, GNU development tools, bit manipulation using C, memory management, timing of programs, device drivers, productivity tools, code optimization, C coding guidelines, Types of file generated on cross compilation, disassembler/decompiler, simulators, emulators and debugging, target hardware debugging, boundary scan

UNIT - IV

GPIO and Interfacing: General purpose input/output ports, Interfacing of ADC, DAC, UART, I2C, LCD, stepper motor, LED, keypad and 7-segment display using data sheets of a microcontroller

UNIT – V

RTOS and IDE for Embedded System Design: Operating system basics, types of operating systems, task, process and threads, thread preemption, preemptive task scheduling techniques, task communication, task synchronization issues – racing and deadlock, concept of binary and counting semaphores, how to choose an RTOS, System programming: processes, signals, multithreading and semaphores

Textbooks:

- 1. Dr. K. V. K. K. Prasad, "Embedded Real-Time Systems: Concepts, Design & Programming", Reprint Edition, Dreamtech Press, 2013.
- 2. Shibu K. V, "Introduction to Embedded Systems", 2nd Edition, Tata McGraw Hill Education, 2017.
- 3. James K. Peckol, "Embedded Systems A Contemporary Design Tool", Student Edition, John Wiley and Sons, 2014.

References:

- 1. Steve Heath, "Embedded System Design", 2ndEdition, Newnes Publishers, 2003.
- 2. LPC 2148 user manual.

- 1. Identify the requirements of an embedded system (POs 1, 3, PSO 2)
- 2. Describe the hardware architecture in an embedded systems (POs 1, 2, 3, PSO 2)
- 3. Develop and debug embedded C programs (POs –1, 2, 3, 5, PSO 2)
- 4. Design an embedded system using different peripherals (POs -2, 3, 4, 5, PSO 2)
- 5. Illustrate RTOS concepts in embedded system design (POs -1, 2, 5, PSO -2)

MINI PROJECT/PROFESSIONAL ELECTIVE/NPTEL COURSE

Course Code: EC65 Prerequisites: --Course Coordinator: -- Credits: 0:0:4 Contact Hours: 56

	Max.		Achievement Level	8	Marks	СО
Criteria	Marks	Inadequate (0% - 33%)	Development (34% - 66%)	Proficient (67% - 100%)	Awarded	Mapping
Introduction to	10	No information	Some information	Clear presentation of the		CO1
Area (Review I)		about the specific	about the area, but no	technical working, and		
		technical details in	clarity in internal	chosen area and rationale		
		the area	details	of design choices		
Explanation of	10	Block diagram is	Technically correct	Technical correct block		CO2
Technical Block		technically	block diagram but not	diagram with tools and		
Diagram		incorrect or is not	feasible in practical	resources for		
		practical	settings	implementation available		
Implementation	10	Incomplete	Block diagram is	Block diagram is		CO3
of Block		implementation of	implemented but	complete, with results		
Diagram		block diagram	results not generated	matching reference		
				works		
Results &	10	No results and no	Results generated, but	Results generated along		CO4
Discussion		functionality	not in a	with Design of		
		generated	comprehensive	Experiments for		
			manner	comprehensive testing		
Report Writing	10	Proper technical	Proper technical	Technical language,		CO5
		language not used	language along with	flow, and graphical		
			flow from beginning	elements used		
			to end	extensively to express		
				hypotheses		

EVALUATION RUBRICS FOR MINI PROJECT

EVALUATION RUBRICS FOR MOOC

Evaluation		CO Monning			
Component	Satisfactory	Good	Excellent	- CO Mapping	
Assignment	Not all assignments	All assignments	All assignments	CO1, CO2, CO3	
(Max. Marks = 30)	attempted, average	attempted with at least	completed with average		
	score less than 50%	an average score of 50%	score > 70%		
	(0 - 10)	(10 – 20)	(20 – 30)		
Exam	Attempted Exam but	Attempted Exam and	Attempted Exam and	CO4, CO5	
(Max. Marks = 20)	Max. Marks = 20) not cleared		passed with score > 70%		
	(0 - 10)	score of 50%	(20)		
		(10 – 20)			

- 1. Demonstrate a basic knowledge in the chosen domain (POs 1, 2, 3, 4, 8, 9, 10, 11, PSO 1)
- 2. Describe concepts in an accurate manner (POs 2, 3, 8, 9, 10, 11, PSOs 2, 3)
- 3. Discuss technical issues in the chosen domain (POs 2, 3, 4, 5, 8, 9, 10, 11, PSOs 2, 3)
- 4. Propose technical solutions to practical problems/bottleneck in the chosen domain (POs 2, 3, 4, 5, 8, PSOs 2, 3)
- 5. Create a technical document expressing the details of work done (POs 8, 10, PSOs 2, 3)

COMMUNICATION SYSTEMS LABORATORY – II

Course Code: ECL66 Prerequisites: Communication Systems Laboratory – I Course Coordinator: T. D. Senthilkumar

Credits: 0:0:1 Contact Hours: 28

List of Experiments

- 1. Verification of sampling theorem
- 2. Time division multiplexing
- 3. Generation and detection of amplitude shift keying signals
- 4. Generation and detection of frequency shift keying signals
- 5. Generation and detection of phase shift keying signals
- 6. Generation and detection of quadrature PSK and DPSK
- 7. PCM modulation and demodulation
- 8. Delta modulation and demodulation
- 9. Simulation for verification of sampling theorem
- 10. Simulation of direct sequence spread spectrum system
- 11. Simulation of line coding techniques
- 12. Performance analysis of ASK, FSK and PSK

Textbooks:

- 1. Simon Haykin, "Digital Communications", John Wiley, Reprint 2014.
- 2. J. G. Proakis, M. Salehi, "Contemporary Communication Systems using MATLAB", 1st Edition, PWS Publishing Company, 2007.
- 3. Cory L Clark, "Labview Digital Signal Processing and Digital Communications", 1st Edition, McGrawHill Education, 2016.

- 1. Implement a sampling circuit to verify Nyquist theorem (POs 1, 2, 3, 5, 6, 8, 11, PSO 3)
- 2. Employ TDM for band limited signals (POs 1, 2, 11, PSO 3)
- 3. Implement ASK, PSK, FSK, DPSK digital modulation schemes (POs 3, 4, 7, 11, PSO 3)
- 4. Implement PCM and delta modulation scheme (POs 3, 4, 5, 7, 11, PSO 3)
- 5. Analyze the performance of various digital modulation techniques (POs 2, 4, 11, PSO 3)

ANALOG AND MIXED SIGNAL VLSI LABORATORY

Course Code: ECL67 Prerequisites: CMOS VLSI Course Coordinator: M. Nagabushanam

Credits: 0:0:1 Contact Hours: 28

List of Experiments

Design the following analog circuits with the given specifications and complete the design flow. Draw the schematic and perform DC Analysis, AC Analysis, Transient Analysis and frequency response.

- 1. CMOS inverter
- 2. Current mirror
- 3. Common source amplifier with current mirror
- 4. Common drain amplifier with current mirror
- 5. Common gate amplifier
- 6. Differential amplifier
- 7. Single stage op-amp
- 8. Two stage op-amp
- 9. 4-bit R-2R DAC
- 10. 2-bit Flash ADC

Textbooks:

- 1. Behzad Razavi, "Design of Analog CMOS Integrated Circuits", 2nd Edition, McGrawHill Education, 2018.
- 2. R. Jacob Baker, "CMOS Circuit Design, Layout and Simulation", 3rd Edition John Wiley & Sons Inc., Publishing, 2010.
- 3. P. E. Allen, D R Holberg, "CMOS Analog Circuit Design", 2nd Edition, Oxford University Press, 2002.

- 1. Construct CMOS inverter and perform DC and transient analysis (POs 2, 3, 4, 5, 9, PSO 2)
- 2. Develop a current mirror circuit and analyze its performance (POs 2, 3, 4, 5, 9, PSO 2)
- 3. Utilize the current mirror circuit as load for single stage amplifier configuration and perform AC and transient analysis (POs 2, 3, 4,5, 9, PSO 2)
- 4. Develop a single stage/two stage opamp circuit and study its performance (POs 2, 3, 4, 5, 9, PSO 2)
- 5. Design an N-bit ADC/DAC and evaluate its characteristics (POs 2, 3, 4, 5, 9, PSO 2)

EMBEDDED SYSTEM DESIGN LABORATORY

Course Code: ECL68 Prerequisites: Microprocessor Laboratory Course Coordinator: Lakshmi Shrinivasan, Suma K V

Credits: 0:0:1 Contact Hours: 28

List of Experiments

Part A: Embedded C programming

- 1. Bit manipulation
- 2. Calculation of Cyclic Redundancy Code
- 3. Device driver for reading from stdin (keyboard) and writing to stdout (monitor) using system calls

Part B: RTOS Programs (System level programming by Linux API)

- 1. Creation of processes using fork()
- 2. Usage of 'Signal' function calls when DEL key or CTRL C is pressed, this sends a signal for abrupt termination
- 3. Multithreading One thread reads the input from the keyboard and another thread converts to upper case. This is done until 'Stop' is pressed. Number of threads can be running sharing same CPU.
- 4. Intertask communication using semaphore and pipes Two threads, one for reading the input and one for converting the text to upper case letters, converting thread will wait for a semaphore to be released before it starts the operation and also pipes can be used to share the data from one thread to another

Part C: Interfacing programs

- 1. Familiarize I/O ports of a controller on/off control of LEDs using switches
- 2. Display a given string using the LCD display interface
- 3. Interface keypad and display the key pressed on LCD
- 4. Waveform generation using the internal DAC of LPC 2148
- 5. Convert a given analog voltage to digital using ADC of LPC 2148
- 6. Interface a stepper motor and control the speed of it
- 7. Design and display a two-digit counter (using timer/counter/capture module of LPC 2148)

Part D: Application programs

- 1. Develop and check memory profiling of serial port driver for LPC2148
- 2. Implement FIR filter on LPC2148 and test the performance of the same

Textbooks:

- 1. Dr. K. V. K. K. Prasad, "Embedded Real-Time Systems: Concepts, Design & Programming", Reprint Edition, Dreamtech Press, 2013.
- 2. LPC 2148 user manual.

- 1. Develop embedded C programs (POs 1, 2, 5, 9, 10, 12, PSO 2)
- 2. Demonstrate embedded C programs to create process/tasks and threads for RTOS (POs 1, 2, 5, 9, 10, 12, PSO 2)
- 3. Illustrate inter-task communication using embedded C programs (POs 1, 2, 5, 9, 10, 12, PSO 2)
- 4. Design embedded C programs to interface data converters with a microcontroller (POs 1, 2, 3, 5, 9, 10, 12, PSO 2)
- 5. Interface different types of I/O peripherals using a microcontroller for a typical application (POs 1, 2, 3, 5, 9, 10, 12, PSO 2)

DEPARTMENT ELECTIVES

V SEMESTER (ELECTIVE I)

INFORMATION, LEARNING AND INFERENCE

Course Code: ECE551 Prerequisites: Engineering Mathematics Course Coordinator: Sara Mohan George Credits: 3:0:0 Contact Hours: 42

UNIT – I

Probability, Entropy and Inference: Probabilities and ensembles, Meaning of probability, Forward and inverse probabilities, Definition of entropy, Decomposability of entropy, Gibb's inequality, Jensen's inequality for convex functions, Inference

UNIT – II

Linear Algebra: Systems of linear equations, Matrices, Solving systems of linear equations, Vector spaces, Linear Independence, Basis and Rank, Change of basis

UNIT – III

Matrix Decomposition: Determinant and Trace, Eigen Values and Eigen Vectors, Cholesky decomposition, Eigen decomposition and diagonalization, Singular Value Decomposition (SVD)

UNIT – IV

Analytic Geometry: Norms, Inner product, Lengths and Distances, Angles and Orthogonality, Orthogonal Basis, Orthogonal Projections, Rotations

$\mathbf{UNIT} - \mathbf{V}$

Continuous Optimization: Optimization using Gradient Descent, Constrained optimization and Lagrange multipliers, Convex optimization.

Textbooks:

- 1. David J. C. MacKay, "Information Theory, Inference and Learning Algorithms", Cambridge University Press, 2003.
- 2. M. P. Deisenroth, A. A. Faisal, C. S. Ong, "Mathematics for Machine Learning", 1st edition, Cambridge University Press, 2020.

References:

- 1. A. Papoulis, S. Unnikrishna Pillai, "Probability, Random Variables and Stochastic Processes", 4th Edition, McGraw Hill, 2002.
- 2. David C Lay, Stephen R Lay, Judi J McDonald, "Linear Algebra and its Applications", 5th Edition, Pearson Education, 2015.

3. Stephen Boyd, Lieven Vandenberghe, "Convex Optimization", Cambridge University Press, 2004.

- 1. Appraise basics of probability and entropy (POs 1, 2, 3, PSO 3)
- 2. Solve systems of linear equations using multiple methods and demonstrate understanding of the concepts of vector space (POs 1, 2, 3, PSO 3)
- 3. Apply principles of matrix algebra and orthogonality to transformations (POs -1, 2, 3, PSO -3)
- 4. Compute and interpret eigenvalues and eigenvectors, orthogonality and diagonalization (POs 1, 2, 3, 5, PSO 3)
- 5. Formulate optimization problems for given situations and apply different methods of optimization. (POs 1, 2, 3, 5, PSO 3)

ADVANCED DIGITAL DESIGN

Course Code: ECE552 Prerequisites: Digital Design Course Coordinator: A. R. Priyarenjini

Credits: 3:0:0 Contact Hours: 42

UNIT – I

Current trends in VLSI design: Technology scaling, Die size growth, Frequency, Power dissipation, Challenges in digital design, Design metrics, Cost of integrated circuits, ASIC, Evolution of SoC, ASIC flow vs SoC flow, SoC design challenges

Introduction to Verilog: Lexical Conventions, Data Types, Modules, Nets, Values, Comments and arrays in Verilog, Expressions, Operators, Operands, memories, Strings, Gate level modeling examples, Dataflow modeling examples, Operator types

UNIT – II

RTL Design using Verilog: Behavioral coding, Procedural blocks, Blocking and Non-Blocking assignment, looping, flow control, Basic test bench generation and simulation, Verilog coding guide lines for combinational, sequential designs, General guidelines, Sensitivity list, RTL design challenges, Verilog modeling of combinational logic, Verilog modeling of sequential logic

UNIT – III

Verilog Tasks and Functions: Difference between Task and Function, coding examples using Task, Coding example using Function.

Synchronous Sequential Circuits: Basic steps, State assignment problems, Mealy and Moore state model, Verilog description for Mealy and Moore type FSM, FSM for serial adder (Mealy, Moore type), Verilog description, State minimization, Incompletely specified FSMs, Design of a counter using sequential circuit approach

$\mathbf{UNIT} - \mathbf{IV}$

Logic Synthesis with Verilog HDL: Meaning of logic synthesis, Impact of logic synthesis, Verilog HDL synthesis, Synthesis design flow, Modeling tips for logic synthesis

Synthesis of Verilog Constructs to Gates: Synthesis of different operators, Conditional expression, always statement, If statement, Case statement, loop statement, Modeling flipflops, Gate level modeling, Module instantiations, examples of combinational logic description, Sequential logic description Synthesis of FSMs

$\mathbf{UNIT} - \mathbf{V}$

Case Study: Accelerators: General Concepts, Video Edge Detection, Verifying an Accelerator

Design Methodology: Architecture exploration, Functional design, Functional verification, Synthesis, Physical area optimization, Timing optimization, Power optimization

Textbooks:

- 1. Samir Palnitkar, "Verilog HDL A Guide to Digital Design and Synthesis", 2nd Edition, Pearson Education, 2017.
- 2. Stephen Brown, Zvonko Vranesic, "Fundamentals of Digital Logic with Verilog Design", 3rd Edition, Tata McGrawHill, 2014.
- 3. J. Bhasker, "Verilog HDL Synthesis: A Practical Primer", 3rd Edition, Star Galaxy, 2018.
- 4. Peter J. Ashenden, "Digital Design: An Embedded Systems Approach using Verilog", Elsevier, 2010.

References:

- 1. Morris Mano, Michael Ciletti, "Digital Design", 5th Edition, Pearson Education, 2013.
- 2. Seer Academy Recordings

- 1. Appraise the present scenario in VLSI design and the need for the use of Verilog to develop hardware description (POs 2, 3, 6, PSO 2)
- 2. Employ coding skills to model sequential and combinational circuits using behavioral style Verilog coding (POs -2, 3, 4, PSO 2)
- 3. Demonstrate the use of finite state machines to design digital circuits and use Verilog code to model them (POs -2, 3, 4, PSO 2)
- 4. Explain the impact of logic synthesis and interpret how each Verilog construct gets synthesized into its hardware equivalent (POs 2, 3, 4, PSO 2)
- 5. Understand the CAD flow and optimization tradeoffs in digital systems for ASIC/FPGA implementation (POs 1, 2, 3, 4, 5, 12, PSO 2)

OPERATING SYSTEMS

Course Code: ECE553 Prerequisite: Data Structures using C++ Course Coordinators: Deepali Koppad, Mamtha Mohan

Credits: 3:0:0 Contact Sessions: 42

UNIT-I

Introduction to Operating Systems: VM based operating systems, Kernel based operating systems, Microkernel based operating systems, Distributed systems

Scheduling: Introduction, First In, First Out (FIFO), Shortest Job First (SJF), Shortest Time-to-Completion First (STCF), Round Robin

UNIT – II

Process Synchronization: Avoidance and Concurrency: Introduction, Thread creation, Thread completion

Deadlocks: Deadlocks in resource allocation, Resource state modeling, Deadlock detection algorithm (Avoidance), Deadlock prevention

UNIT – III

Paging and Segmentation: Introduction, Page table, Smaller tables, Hybrid approach: Paging and Segments, Multi-level page tables segmentation, Generalized base/bounds

File Systems and Directories: File system interface, Making, Reading and deleting directories, File system implementation, Inode, Directory organization, Free space management

UNIT – IV

Forensics and Operating Systems: Introduction, Forensics, Memory forensics – real memory and addressing, Virtual memory

Mobile Operating Systems: Introduction, Encryption and Remote Control, Rooting/Jail breaking, Android, BlackBerry, IOS and Windows Mobile

$\mathbf{UNIT} - \mathbf{V}$

Tracking Artifacts: Introduction, Location information, Document tracking, shortcuts

Newer Technologies: Introduction, Virtualization, Cloud Computing, Wearables, Drones

Textbooks:

- 1. Remzi Arpaci-Dusseau, Andrea Arpaci-Dusseau, "Operating Systems: Three Easy Pieces", 1st Edition, Arpaci-Dusseau Books, 2015.
- 2. Ric Messier, "Operating Systems Forensics", 1st Edition, Elsevier Inc., 2015.

References:

- 1. William Stallings, "Operating Systems: Internals and Design Principles", 8th Edition, Pearson Education, 2014.
- 2. A. Silberschatz, Peter B. Galvin, G. Gagne, "Operating System Concepts", 9th Edition, Wiley, 2012.

- 1. Enumerate different types of OS and scheduling algorithms (PO 1, PSO 3)
- 2. Illustrate process synchronization and deadlock avoidance (POs 1, 2, PSO 3)
- 3. Elaborate on segmentation and file system organization (POs 1, 2, PSO 3)
- 4. Acquire knowledge of forensics in mobile operating systems (POs 1, 2, PSO 3)
- 5. Obtain innovative knowledge of newer technologies (POs 1, 2, PSO 3)

COMPUTER ARCHITECTURE

Course Code: ECE554 Prerequisites: Digital Design Course Coordinators: V. Anandi, Raghuram S

Credits: 3:0:0 Contact Hours: 42

UNIT – I

Introduction: Combinational and Sequential logic circuits, Computer systems, Technologies for building processors and memory, Uniprocessors and Multiprocessors

Instruction Sets: Computer hardware, Representing instructions in the computer, Instructions for making decisions, Sample instruction sets

UNIT – II

Computer Arithmetic: Addition and Subtraction, Multiplication, Division, Floating point parallelism and computer arithmetic

The Processor: Introduction, Logic design conventions, Building a data path, A simple implementation scheme, Overview of pipelining, Pipelined data path, Hazards, Exceptions

UNIT – III

Memory Hierarchy: Introduction, Memory technologies, Basics of caches, Measuring and improving cache performance, Memory hierarchy, Virtual machines, Virtual memory, ARM Cortex A53 and Intel Core i7, Memory hierarchies

UNIT – IV

Parallel Processors from Client to Cloud: Introduction, Parallel processing programs, SISD, MIMD, SIMD, SPMD, Vector, Hardware multithreading, Multicore and other shared memory multiprocessors, Multiprocessor benchmarks and performance models

$\mathbf{UNIT} - \mathbf{V}$

Graphics and Computing GPUs: Introduction, GPU system architectures, Programming GPUs, Multithreaded multiprocessor architecture, Parallel memory system, Floating point arithmetic, NVIDIA GeForce 8800 B-46, Mapping applications to GPUs

Textbooks:

1. David A Patterson, John L Hennessey, "Computer Organization and Design: The Hardware Software Interface, The Morgan Kaufmann [RISC-V Edition] 2017.

References:

- 1. Kai Hwang and Zu, "Scalable Parallel Computers Architecture" 1st Edition, Tata McGraw Hill, 2003.
- 2. M.J Flynn, "Computer Architecture: Pipelined and Parallel Processor Design", Jones & Bartlett Learning, 1995.

3. D.A. Patterson, J.L. Hennessey, "Computer Architecture: A Quantitative Approach", 5th Edition, Morgan Kaufmann, 2012.

- 1. Understand contemporary computer architecture issues and techniques (POs 1,2,6, PSO 2)
- 2. Design basic and intermediate RISC pipelines, including the instruction set, data paths, and ways of dealing with pipeline hazards (POs 2,3,4,12, PSO 2)
- 3. Understand memory hierarchy design virtual memory, caches and virtual machines (POs 1,2,3,5, PSO 2)
- 4. Compare properties of shared memory and distributed multiprocessor systems and cache coherency protocols (POs 2,3,6, PSO 2)
- 5. Explain multithreading architectures, the methods for designing speculative multithreading processors and GPU (POs 2,3,6, PSO 2)

VI SEMESTER (ELECTIVE II)

IMAGE AND VIDEO PROCESSING

Course Code: ECE631 Prerequisites: Digital Signal Processing Course Coordinator: K. Indira Credits: 3:0:0 Contact Hours: 42

UNIT – I

Fundamentals and Intensity Transformations: Image sensing and acquisition, Image sampling and quantization, Some basic relationship between pixels, Basics of intensity transformations and spatial filtering, Basic intensity transformation functions, Histogram processing, Mechanics of spatial Filtering, Smoothing and Sharpening spatial filters

UNIT – II

Filtering in Frequency Domain: Basics of filtering in frequency domain, Image smoothing using low pass frequency domain filters – Ideal, Gaussian, and Butterworth low pass filters, Image sharpening using high pass filters – Ideal, Gaussian, and Butterworth high pass filters

Image Transforms: Discrete Cosine and Wavelet Transforms

UNIT – III

Image Segmentation: Fundamentals, line detection, edge detection, basic global thresholding, multiple thresholds, variable thresholding, region growing, region splitting and merging

Object Recognition: Patterns and pattern classes, Recognition based on decision theoretic methods, matching and optimum statistical classifier

$\mathbf{UNIT} - \mathbf{IV}$

Basic of Digital Video: Digital video signal, Digital video standards, sampling structures for digital video

Two-Dimensional Motion Estimation: The correspondence problem and optical flow estimation, Motion Estimation is ill-posed: aperture and occlusion problems, Block based methods: Hierarchical Motion Estimation

$\mathbf{UNIT} - \mathbf{V}$

Video Segmentation and Tracking: Motion segmentation using direct method: Thresholding for change detection and algorithm using mapping parameters

Motion Tracking: Basic principles, 2D motion tracking

Textbooks:

- 1. R C. Gonzalez, R.E. Woods, "Digital Image Processing", 4th Edition, Pearson Education 2018.
- 2. A. Murat Tekalp, "Digital Video Processing", 1st Edition, Pearson Education Inc., 1995.

References:

- 1. Anil. K. Jain, "Fundamentals of Digital Image Processing", Prentice Education, 2002.
- R. C. Gonzalez, R. E. Woods, S. L. Eddins, "Digital Image Processing using MATLAB", 2nd Edition, Pearson Education, 2017.

- 1. Analyze general terminology of digital image processing and employ basic intensity transformation functions (POs 1, 2, 3, 5, PSO 3)
- 2. Interpret smoothing and sharpening of images using frequency domain filters and appreciate various image transforms (POs 2, 3, 5, PSO 3)
- 3. Evaluate the methodologies for segmentation and classification of objects in an image (POs 1, 2, 3, 5, PSO 3)
- 4. Appraise different models for video processing and motion estimation (POs -1, 2, 3, 5, PSO -3)
- 5. Apply video processing techniques in practical applications (POs 1, 2, 3, 5, PSO 3)

ADVANCED DIGITAL LOGIC VERIFICATION

Course Code: ECE632 Prerequisites: Digital Design Course Coordinator: Gangadharaiah S. L

Credits: 3:0:0 Contact Hours: 42

UNIT – I

Verification Concepts: Concepts of Verification, Importance of verification, Stimulus vs Verification, Test bench generation, Functional verification approaches, Typical verification flow, Stimulus generation, Direct testing, Coverage: Code coverage and Functional coverage, Coverage plan

UNIT – II

System Verilog – Language Constructs: System Verilog Constructs – Data types: Two state data, Strings, Arrays: Queues, Dynamic and Associative arrays, Structs, Enumerated types. Program blocks, modules, interfaces, Clocking ports, Mod ports

UNIT – III

System Verilog – Classes and Randomization: SV classes: Language evolution, Classes and Objects, Class Variables and Methods, Class Instantiation, Inheritance and Encapsulation, Polymorphism, Randomization: Directed vs Random testing, Randomization, Constraint driven randomization

UNIT – IV

System Verilog – Assertions and Coverage: Assertions: Introduction to assertion based verification, Immediate and concurrent assertions, Coverage driven assertion, Motivation, Types of coverage, Cover group, Cover point, Cross coverage, Concepts of binning and event sampling

$\mathbf{UNIT} - \mathbf{V}$

Test bench: Layered test bench architecture, Introduction to Universal Verification Methodology (UVM), Overview of UVM, Base classes and simulation phases in UVM, UVM environment structure, Connecting DUT – Virtual Interface

Textbooks:

- 1. Chris Spear, Greogory J Tumbush, "System Verilog for Verification A Guide to Learning Test Bench Language Features", Springer, 2012.
- 2. Stuart Sutherland, "RTL Modeling with System Verilog for Simulation and Synthesis: using System Verilog for ASIC and FPGA Design", 1st Edition, Create Space Independent Publishing Platform, 2017.

- 1. System Verilog 3.1a LRM, Accellera's Extensions to Verilog
- 2. Sasan Iman, "Step by Step Functional Verification with System Verilog and OVM", Hansen Brown Publishing, 2008.
- 3. UVM Cookbook, Mentor Graphics

- 4. www.asic-world.com
- 5. www.testbench.in
- 6. www.chipverify.com/systemverilog/systemverilog-class
- 7. www.chipverify.com/uvm/uvm-tutorial
- 8. Seer Academy Recordings

- 1. Express the principles of HDL verification (POs 1, 2, 3, 4, 5, 12, PSO 2)
- 2. Apply OOPs concepts in System Verilog verification environment (POs 1, 2, 3, 4, 5, 12, PSO 2)
- 3. Construct basic verification environment using System Verilog (POs 1, 2, 3, 4, 5, 12, PSO 2)
- 4. Generate random stimulus and track functional coverage using System Verilog (POs 1, 2, 3, 4, 5, 12, PSO 2)
- 5. Appreciate the concepts of layered test bench architecture and its components (POs 1, 2, 3, 4, 5, 12, PSO 2)

ERROR CONTROL CODING

Course Code: ECE633 Prerequisites: Engineering Mathematics Course Coordinator: V. Nuthan Prasad

Credits: 3:0:0 Contact Hours: 42

UNIT – I

Information Channels: Communication channels, Channel models, Channel matrix, Joint probability matrix, Mutual information, Channel capacity, Special channels, Capacity of: Binary symmetric channel, Binary erasure channel, Muroga's theorem

UNIT – II

Error Control Coding: Introduction, Linear block codes: Matrix description of linear block codes, Error detection and correction capabilities of linear block codes, Single error correcting Hamming codes, Table lookup decoding using standard array

UNIT – III

Binary Cyclic Codes: Algebraic structure of cyclic codes, Encoding using an (n - k)bit shift register, Syndrome calculation, Error detection and correction

UNIT – IV

Convolution Codes: Convolution encoder, Time domain approach, Transform domain approach, Code tree, Trellis and State diagram

UNIT -- V

Turbo Codes: Introduction, Distance properties, Design of Turbo codes, Iterative decoding of Turbo codes: LogMAP algorithm and max LogMAP algorithm

Textbooks:

- K. Sam Shanmugham, "Digital and Analog Communication Systems", John Wiley Publications, 1996
- 2. Ranjan Bose, "Information Theory Coding and Cryptography", 2nd Edition, TMH Publication, 2007.
- 3. Shu Lin, Daniel J. Costello, "Error Control Coding", 2nd Edition, Prentice Hall, 2004.

- 1. Bernard Sklar, "Digital Communications", Pearson Education, 2007.
- 2. Muralidhar Kulkarni, "Information Theory and Coding", 1st Edition, Wiley Publications, 2015.

- 1. Categorize various channels for information transmission and interpret Shannon's theorem (POs 1, 2, 3, 4, PSOs 2, 3)
- 2. Design linear block codes for error detection and correction (POs 2, 3, 4, PSOs 2, 3)
- 3. Model cyclic block codes using shift register for error detection and correction. (POs 2, 3, 4, PSOs 2, 3)
- 4. Construct trellis diagrams for convolution encoders (POs 2, 3, 4, 5, PSOs 2, 3)
- 5. Apply various algorithms for decoding turbo codes (POs 2, 3, 4, 5, PSOs 2, 3)

ROBOTICS

Course Code: ECE634 Prerequisites: Control Systems Course Coordinators: Flory Francis, Punya Prabha V

Credits: 3:0:0 Contact Hours: 42

UNIT-I

Basic Concepts: Definition of robotics, Robotic architecture, Classification of robots, Industrial applications

Actuators and Grippers: Electric actuator, Hydraulic, Pneumatic, Electric drives

UNIT – II

Internal and External Sensors: Internal sensors, Position sensors, Incremental encoder, Absolute encoder, Resolver velocity sensors, Tachometer and hall effect sensor, Acceleration and forces sensors, Hall effect, Touch sensors, Proximity sensors, Ultrasonic sensors, Laser sensors for range measurements, Machine vision sensors

UNIT – III

Transformation: Rotation matrix, Composite rotation matrix, Rotation matrix with Euler angles representation, Homogenous transformation matrix, DH representation, Homogenous transformation for various arm configurations

UNIT – IV

Robotic Operating System (ROS): Introduction to OpenCV, OpenNI, PCL – Programming Kinect with Python using ROS, OpenCV, OpenNI– Point clouds using Kinect, ROS, OpenNI, PCL

$\mathbf{UNIT} - \mathbf{V}$

Interfacing with ROS: Building ChefBot hardware, ROS Python driver for ChefBot, ChefBot ROS launch files, ChefBot Python nodes and launch files, Calibration and testing of ChefBot

Textbooks:

- 1. S K Saha, "Introduction to Robotics", 2nd Edition, McGraw Hill Education Pvt. Ltd, 2008.
- 2. S Fu, R C Gonzalez, C S G Lee, "Robotics Control, Sensing Vision and Intelligence", 3rd Edition, McGraw Hill International, 2016.
- 3. Lentin Joseph, "Learning Robotics using Python", 2nd Edition, PACKT Publishing, 2015.

- 1. Mikell P, Weiss G M, Nagel R N, "Industrial Robotics: Technology, Programming, and Applications", 2nd Edition, McGraw Hill International, 2012.
- 2. A. Martinez, E. Fernandez, "Learning ROS for Robotics Programming", PACKT Publishing, 2013.

- 1. Appreciate the architecture and applications of robots (POs 1, 2, PSO 1)
- 2. Analyze the principles of various sensors and their applications in robots (POs 1, 2, PSO 1)
- 3. Apply DH parameter and homogenous transforms for robotic applications (POs -1, 2, 3, PSO -1)
- 4. Acquire knowledge ROS (PO 1, 2, 3, PSO 1)
- 5. Describe hardware design of ChefBot (PO 1, 2, PSO 1)

VI SEMESTER (ELECTIVE III)

RADARS AND SATELLITE COMMUNICATION

Course Code: ECE641 Prerequisites: Microwave Devices and Antennas Course Coordinator: Sujatha. B

Credits: 3:0:0 Contact Hours: 42

UNIT – I

Introduction to Radar: Basic radar – Principle of operation, Simple form of the radar equation, Maximum unambiguous range of radar, Radar block diagram, Radar frequencies, Applications of radar, Origin of radar

Radar Equation: Introduction, Range performance, Detection of signals in noise, Receiver noise and signal-to-noise ratio, Radar cross-section of targets, Pulse repetition frequency

UNIT – II

Doppler Radar: Doppler effect, CW Doppler radar, Delay line cancellers, Filter characteristics of delay-line canceller, Blind speeds, Clutter attenuation, Blind phases, Pulse doppler radar

Tracking Radar: Tracking with radar, Monopulse tracking, Conical scan and sequential lobing, Tracking in range, Target acquisition

Other types of Radar: UWB Radar, Millimeter Wave Radar, Internet of Radars (IoR)

UNIT – III

Detection of Signals in Noise: Introduction, Matched filter receiver, Correlation detectors, Detection criteria, Detection characteristics

Radar Receivers: Radar receiver, Receiver noise figure, Noise figure of networks in cascade, Effective noise temperature, Mixers, Low noise frontends, Radar displays

UNIT - IV

Introduction to Satellite Communication: Benefits of satellite communication, Historical evolution of communication satellites, Satellite communication in India, Elements of satellite communication, Types of satellites, Satellite services

Satellite Orbits and Orbital Parameters: Types of Orbits, Kepler's laws, Orbital elements, Satellite orbits, Orbital perturbations, Satellite location from an earth station, Satellite launching

UNIT – V

Space Segment: Satellite configuration, Transponder subsystem, Antenna subsystem, AOC sub system, TT&C subsystem, Power and Thermal subsystem

Earth Station Technology: Elements of earth station, Types of earth station, Earth station transmitter, Earth station receiver, Antenna and feed systems, Antenna tracking, High powerand low noise amplifiers, Up and Down converter, IF equipment, Baseband equipment

Textbooks:

- 1. Merrill I. Skolnik, "Introduction to Radar Systems", 3rd Edition, Tata McGraw Hill, 2017.
- 2. R. N. Mutagi, "Satellite Communication, Principles and Applications", 1st Edition, Oxford University Press, 2016.

References:

- 1. Peyton Z. Peebles, "Radar Principles", 2nd Edition, John Wiley, 2007.
- 2. J.C. Toomay, Paul Hannen, "Principles of Radar", 3rd Edition, PHI, 2010.
- 3. Dennis Roddy, "Satellite Communications", 4th Edition, McGraw Hill, 2017.

- 1. Interpret the significance of radar and radar range equation. (POs 1, 2, 3, 10, 12, PSOs 1, 3)
- 2. Apply Doppler principle in the detection of targets and to distinguish between Doppler and tracking radars. (POs 1, 2, 3, 10, 12, PSOs– 1, 3)
- 3. Analyze the presence of signals in noise at radar receivers. (POs 1, 2, 3, 10, 12, PSOs 1, 3)
- 4. Understand the characteristics of satellite communication orbits and launching methods. (POs -1, 2, 3, 10, 12, PSOs 1, 3)
- 5. Describe the different types of models in designing space segments and earth station technology. (POs 1, 2, 3, 10, 12, PSOs 1, 3)

MACHINE AND DEEP LEARNING

Course Code: ECE642 Prerequisites: Information, Learning and Inference Course Coordinator: S. Sethu Selvi

Credits: 3:0:0 Contact Hours: 42

UNIT – I

Introduction: What is machine learning, Example machine learning applications

Supervised Learning: Learning a class from examples, VC dimension, PAC learning, Noise, Learning multiple classes, Regression, Model selection and generalization

Bayesian Decision Theory: Classification, Losses and Risks, Discriminant functions, Association rules

UNIT – II

Parametric Methods: Maximum likelihood estimation, Evaluating an estimator, Bayes estimator, Parametric classification, Regression, Tuning model capacity

Dimensionality Reduction: Subset Selection, Principal Component Analysis (PCA), SVD and Matrix factorization, Linear Discriminant Analysis (LDA)

UNIT – III

Unsupervised Learning: Clustering: k–Means Clustering, EM algorithm, Hierarchical Clustering, Decision Trees: Univariate and Multivariate trees

UNIT - IV

Multilayer Perceptrons: Perceptron, Training a perceptron, Learning Boolean functions, Multilayer perceptrons, Backpropagation algorithm, Training procedures, Dimensionality reduction, Deep learning

Deep neural networks: Deep feed forward networks, regularization for deep learning

$\mathbf{UNIT} - \mathbf{V}$

Deep neural networks: Optimization for training deep models, convolutional networks

Sequence Modeling: Recurrent and Recursive nets, LSTM, Gated RNNs, Practical methodology, Applications

Textbooks:

- 1. Ethem Alpaydin, "Introduction to Machine Learning", 3rd Edition, PHI Learning Pvt. Ltd, 2015.
- 2. Ian Goodfellow, Yoshua Bengio, Aaron Courville, "Deep Learning", MIT Press, 2017.

References:

- 1. Christopher Bishop, "Pattern Recognition and Machine Learning", CBS Publishers & Distributors, 2010.
- 2. Tom Mitchell, "Machine Learning", McGraw Hill, 1997.
- 3. Michael Nielsen, "Neural Networks and Deep Learning", 2019.

- 1. Examine the concepts of various supervised learning algorithms and employ Bayesian learning for classification (POs 1, 2, 3, 4, PSO 3)
- 2. Evaluate parametric methods for classification and investigate various dimensionality reduction algorithms (POs -1, 2, 3, 4, PSO 3)
- 3. Analyse unsupervised learning algorithms and multivariate concepts (POs -1, 2, 3, 4, PSO 3)
- 4. Appreciate the concepts of deep learning and apply deep feed forward network practical problems (POs 2, 3, 4, 5, PSO 3)
- 5. Apply convolutional networks and demonstrate functioning of recurrent and recursive neural networks (POs 2, 3, 4, 5, PSO 3)

SPEECH AND AUDIO PROCESSING

Course Code: ECE643 Prerequisites: Digital Signal Processing Course Coordinators: K. Indira, Sadashiva V. Chakrasali

Credits: 3:0:0 Contact Hours: 42

UNIT – I

Speech Production and Hearing: Process of speech production, Acoustic theory of speech production, Lossless tube models, Anatomy and physiology of the ear, Sound perception

UNIT – II

Speech Analysis: Short time speech analysis, Time domain parameters, Frequency domain parameters, LPC analysis and Cepstral analysis

UNIT – III

Speech Enhancement and Speech Synthesis: Speech enhancement techniques, Filtering and adaptive noise cancellation, Principles of speech synthesis and synthesizer methods

UNIT – IV

Speech and Speaker Recognition: Basic pattern recognition approach, Parametric representation, Dynamic time warping, Hidden Markov models, Language models, Speaker recognition techniques and features that distinguish speakers

$\mathbf{UNIT} - \mathbf{V}$

Audio Processing: Indian musical instruments, features used for classification of instruments, music analysis, audio streaming, audio standards

Textbooks:

- 1. Douglas O' Shaughnessy, "Speech Communications", 2nd Edition, University Press, 2004.
- 2. Shaila D. Apte, "Speech and Audio Processing", Wiley India Edition, 2012.

References:

- 1. L. R. Rabiner, R. W. Schafer, "Digital Processing of Speech Signals", Pearson Education, 2016.
- 2. Thomas F. Quatieri, "Discrete Time Speech Signal Processing", Pearson Education, 2014.

- 1. Discuss the generation of speech and sound perception (POs 1, 2, 12, PSO 3)
- 2. Analyze speech signals based on time domain and frequency domain features (POs -1, 2, 12, PSO -3)
- 3. Discuss the techniques used in speech enhancement and synthesis (POs 1, 2, 3, 4, 12, PSO 3)
- 4. Recognize the differences between speech recognition and speaker recognition (POs 1, 2, 3, 4, 6, 12, PSO 3)
- 5. Recognize the need of audio processing and appreciate audio coding standards (POs 1, 2, 12, PSO 3)

LOW POWER VLSI DESIGN

Course Code: ECE644 Prerequisites: CMOS VLSI Design Course Coordinator: V. Anandi

Credits: 3:0:0 Contact Hours: 42

UNIT – I

Power Dissipation in CMOS: Introduction: Need for low power VLSI chips, Sources of power consumption, Introduction to CMOS inverter power dissipation, Low power VLSI design limits, Basic principle of low power design

UNIT – II

Logical Level Power Optimization: Gate reorganization, Local restructuring, Signal gating, Logic encoding, State machine encoding, Pre-computation logic

Circuit Level Power Optimization: Transistor and gate sizing, Equivalent pin ordering, Network restructuring and re-organization, Special latches and flip-flops

UNIT – III

Low Voltage Low Power Adders: Standard adder cells, CMOS adder's architecture, Low voltage low power design techniques, Current mode adders

Special Techniques: Power reduction and clock networks, CMOS floating gate, Low power bus, Delay balancing

UNIT – IV

Low Voltage Low Power Multipliers: Overview of multiplication, Types of multiplier architectures, Braun multiplier, Baugh-Wooley multiplier, Booth multiplier, Wallace tree multiplier, Delay balancing in multipliers

Low Voltage Low Power Random Access Memories: Basics of SRAM and DRAM, Memory cell, Pre-charge and equalization circuit, Types of DRAM, Output latch

Reducing Power Consumption in Memories: Low power techniques for SRAM, Future trends and developments of SRAM and DRAM

UNIT - V

Synthesis for Low Power: Behavioral level transforms, Algorithm level transforms for low power, Architecture driven voltage scaling, Power optimization using operation reduction, Operation substitution, Bus switching activity

Textbooks:

- 1. Gary Yeap, "Practical Low Power Digital VLSI Design", Kluwer Academic Publishers, 2008.
- 2. Kiat-Seng Yeo, Kaushik Roy, "Low Voltage Low power VLSI Subsystems", Tata McGraw Hill Publications, 2009.

References:

- 1. Jan M. Rabaey, Massoud Pedram, "Low Power Design Methodologies", Kluwer Academic Publishers, 2010.
- 2. Prof. Ajit Pal, IIT Kharagpur, NPTEL Lecture series on "Low Power Circuits and Systems", June 2012.
- 3. P. Chandrakasan, R.W. Broadersen, "Low Power Digital CMOS Design", Kluwer Academic Publishers, 1995.

- 1. Apply low power design concepts to classify power dissipation mechanisms in CMOS integrated circuits (POs -1, 2, 4, 9, PSO 2)
- 2. Classify various power optimization techniques at circuit and logic level (POs 2, 4,6, PSO 2)
- 3. Design low power low voltage adders and special circuits (POs 2, 5, 6, PSO 2)
- 4. Design low power low voltage memory circuits using current generation design style (POs -2, 4, 5, 11, PSO 2)
- 5. Analyze different low power transforms and logic synthesis techniques (POs -2, 4, 5, PSO 2)

VII SEMESTER (ELECTIVE IV)

AUTOMOTIVE ELECTRONICS

Course Code: ECE741 Prerequisites: Analog Circuits Course Coordinator: Flory Francis Credits: 3:0:0 Contact Hours: 42

UNIT – I

Introduction to Automotive Electronics: Electronic control units with sensors and actuators, Power network, Communication between electronic control units

UNIT – II

Sensors: Oxygen (O2/EGO) Sensors, Throttle Position Sensor (TPS), Engine Crankshaft Angular Position (CKP) sensor, Magnetic reluctance position sensor, Engine speed sensor, Ignition timing sensor, Hall effect position sensor, Knock sensor, Optical crankshaft, Manifold Absolute Pressure (MAP) sensor

UNIT – III

Vehicle Motion Control: Antilock Brake System (ABS), Electronic steering control, Power steering, Traction control, Electronically controlled suspension

Automotive Diagnostics: Engine analyzer, On-board diagnostics, Off-board diagnostics, Expert systems

UNIT - IV

Advanced Driver Assistance System: Speed sensors, Yaw rate and steering angle sensors, LIDAR, Radar, Adaptive cruise control, Introduction to autonomous vehicles

$\mathbf{UNIT} - \mathbf{V}$

Communication Systems: Basic principles and challenges of VANET, Layered architecture for VANETs, Layered architecture for DSRC communication, DSRC physical layer standard

Textbooks:

- 1. William B. Ribbens, "Understanding Automotive Electronics", 8th Edition, SAMS/Elsevier Publishing, 2017.
- 2. Hannes Hartenstein, Kenneth P Laberteaux, "VANET: Vehicular Applications and Inter-Networking Technologies", 1st Edition, John Wiley and Sons Ltd. Publication, 2010

- 1. Kai Borgeest, "EMC and Functional Safety of Automotive Electronics", IET, 2018
- 2. Pinliang Dong, Qi Chen, "LiDAR Remote Sensing and Applications", Taylor & Francis, 2018.

- 1. Appreciate fundamental systems of an automotive (PO 1, PSO 2)
- 2. Distinguish between sensors and actuators for various applications (PO 1, PSO 2)
- 3. Describe vehicle motion control and automotive diagnostics (PO 1, 2, PSO 2)
- 4. Discuss advanced driver assistance system (PO 1, 2, PSO 2)
- 5. Elaborate on the principles and challenges of VANET (PO -1, 2, PSO -2)

MEMS AND NANOELECTRONICS

Course Code: ECE742 Prerequisites: Analog Circuits Course Coordinator: Lakshmi. S

Credits: 3:0:0 Contact Hours: 42

UNIT – I

Introduction to MEMS and MEMS devices and systems: Feynman's vision, Multi-disciplinary aspects, Application areas, Scaling laws in miniaturization

Micro and Smart Devices and Systems: Transduction principles in MEMS sensors, Actuators: different actuation mechanisms – silicon capacitive accelerometer, piezo-resistive pressure sensor, blood analyzer, conductometric gas sensor, silicon micro-mirror arrays, piezo-electric based inkjet print head, electrostatic comb-driver

UNIT – II

Micro-manufacturing and Packaging: Lithography, Thin-film deposition, Etching (wet and dry), Silicon micromachining: surface, bulk

Integration and Packaging of MEMS Devices: Issues, Reliability, Packaging methodology, Types of packages

UNIT – III

Electrical and Electronic Aspects of MEMS: Electrostatics, Coupled electro mechanics, Stability and pull-in phenomenon, Practical signal conditioning circuits for microsystems, RF MEMS: Switches, Varactors, Tuned filters

UNIT – IV

Introduction to Nanoelectronics: Particles and waves – Wave-particle duality, Wave mechanics, Schrödinger wave equation, Electrons in traditional low-dimensional structures, Electrons in quantum wells, Electrons in quantum wires, Electrons in quantum dots, Nanostructure devices – Resonant tunneling diodes, Single electron transfer devices

$\mathbf{UNIT} - \mathbf{V}$

Fabrication and Measurement Techniques for Nanostructures: Bulk crystal and hetero structure growth, Nanolithography

Measurement and Applications of Nano devices: Techniques for characterization of nanostructures, Injection Lasers: Quantum cascade lasers, Single photon sources, Biological tagging, Optical memories, Coulomb blockade devices, Photonic structures

Textbooks:

 G. K. Ananthasuresh, K. J. Vinoy, S. Gopalakrishnan, K. N. Bhat, V. K. Aatre, "Micro and Smart Systems", 1st Edition, Wiley India, 2010. 2. George W. Hanson, "Fundamentals of Nanoelectronics", Pearson Education India, 2009.

References:

- 1. T R Hsu, "MEMS and Microsystems Design and Manufacturing", 2nd Edition, Tata McGraw Hill, 2008.
- 2. Charles P. Poole, Jr, Frank J. Owens, "Introduction to Nanotechnology" John Wiley & Sons, Inc. 2003.

- 1. Analyze scaling laws and operation of various practical MEMS (POs 1, 2, 12, PSO -2)
- 2. Describe various fabrication techniques and packaging methods for MEM devices (POs -2, 3, PSO 2)
- 3. Identify electronics and RF aspects of MEMS (POs -2, 3, 4, PSO 2)
- 4. Recognize distinguishing aspects of nanoscale devices and systems (POs 2, 3, 12, PSO 2)
- 5. Examine various design and fabrication methods of nanoscale systems and their applications (POs 3, 4, 12, PSO 2)

COMPUTER VISION

Course Code: ECE743 Prerequisites: Image Processing Course Coordinator: Maya V Karki

Credits: 3:0:0 Contact Hours: 42

UNIT – I

Introduction to Computer Vision: Nature of vision, Low level vision, Digital image formation and low level processing: Overview and State-of-the-art, Fundamentals of image formation, Transformation: Orthogonal, Euclidean, Affine, Projective, Fourier transform, Convolution and filtering, Image enhancement, Restoration, Histogram processing

UNIT – II

Intermediate Level Vision: Binary shape analysis, Boundary pattern analysis, Object segmentation and shape models: Active contours, Split and merge, Mean shift and mode finding, Normalized cuts, Graph cuts and energy based methods, 2D and 3D feature-based alignment pose estimation, Geometric intrinsic calibration

UNIT – III

3-D Vision and Motion: Variants, Projection schemes for 3D, Shape from shading, Photometric stereo, Shape from texture, Image transformation and camera calibration, Multiple view vision, Essential matrix, Fundamental matrix, Image rectification and 3D reconstruction

UNIT – IV

Feature Extraction and Motion Analysis: Edges, LOG, DOG, Line detectors, Harris and Hessian affine, SIFT, SURF, HOG, Scale space analysis: Image pyramid and Gaussian derivative filters, Background subtraction and modeling, Optical flow, KLT, Spatio-temporal analysis, Dynamic stereo, Motion parameter estimation

$\mathbf{UNIT} - \mathbf{V}$

Classification and Object Recognition: Nearest Neighbor algorithm, Bayes decision theory, Naive Bayes classifier, Supervised and Unsupervised Learning, Support Vector Machine, Artificial neural Network: Backpropagation algorithm, Multilayer perceptron, Face detection and recognition, Instance recognition, Category recognition, Context and scene understanding

Textbook:

1. E. R. Davies, "Computer and Machine Vision – Theory, Algorithms and Practicalities", 4th Edition, Elsevier (Academic Press), 2013

- 1. Richard Szeliski, "Computer Vision: Algorithms and Applications", Springer, 2014.
- 2. Reinhard Klette, "Concise Computer Vision: An Introduction into Theory and Algorithms", Springer Verlag, 2014

- 1. Appreciate the concepts of image formation and transformation techniques in computer vision (POs 1, 2, 3, 4, PSOs 1, 3)
- 2. Apply various intermediate level vision-based algorithms on images (POs 1, 2, 3, 4, 5, PSOs 1, 3)
- 3. Elaborate on the concept of 3-D vision and motion-based algorithms (POs 1, 2, 3, 4, 5, PSOs 1, 3)
- 4. Employ different feature extraction and motion analysis algorithms for computer vision (POs 1, 2, 3, 4, 5, PSOs 1, 3)
- 5. Analyze various classification and object detection algorithms which aid in computer vision (POs 1, 2, 3, 4, 5, PSOs 1, 3)

OPTICAL FIBER COMMUNICATION

Course Code: ECE744 Prerequisites: Communication Systems Course Coordinators: M. Nagabhushan, Mamtha Mohan

Credits: 3:0:0 Contact Hours: 42

UNIT – I

Optical Fibers: Relevance of optical communication in backhaul/backbone networks and interconnects, Fiber optics and free space optics, Optical fiber structure and parameters, Ray and mode theory of light propagation in optical fibers

UNIT – II

Transmission Characteristics: Optical signal attenuation mechanisms in guided and unguided optical signal transmissions, Optical signal distortion – Group delay, Material dispersion, Waveguide dispersion, Polarization mode dispersion, Intermodal dispersion, Profile dispersion, Fiber types, Standard single mode fibers, Dispersion shifted fibers, Dispersion flattened fibers

UNIT – III

Optical Transmitters: Materials for optical sources, Light emitting diodes, Semiconductor laser diodes, Longitudinal modes, Gain and index guiding, Power current characteristics

UNIT - IV

Optical Receivers: Principles of optical detection, Spectral responsivity, PIN, APD, Preamplifier types, Receiver noise, Signal to Noise Ratio (SNR) and Bit Error Rate (BER), Principles of coherent detection

Digital Link: Link power and rise time budget, Relevance of power and rise time budget in practical link/network planning

UNIT - V

Optical Networking: Optical amplifiers: Erbium doped fiber amplifiers, Semiconductor optical amplifiers, SONET/SDH/FDDI optical networks, WDM optical networks, Layered optical network architecture, OADM

Textbooks:

- 1. Gerd Kaiser, "Optical Fiber Communications", 5th Edition, Tata McGraw Hill, 2013.
- 2. John M. Senior, "Optical Fiber Communications: Principles and Practice", 3rd Edition, Pearson Education, 2012.

- 1. Govind P. Agrawal, "Fiber Optic Communication Systems", 3rd Edition, John Wiley & Sons, 2012.
- 2. Rajiv Ramasamy, Kumar N. Sivarajan, "Optical Networks: A Practical Perspective", 3rd Edition, Morgan Kauffman Publishers, 2009.

- 1. Appreciate the relevance of optical fibers (POs 1, PSO 3)
- 2. Describe the transmission characteristics of optical fibers (POs 1, 2, PSO 3)
- 3. Elaborate on different types of optical transmitters (POs 1, 2, PSO 3)
- 4. Analyze the performance of optical receivers and link power budget in digital links (POs -1, 2, PSO -3)
- 5. Acquire the knowledge on SONETS and WDM networks (POs 1, 2, PSO 3)

VII SEMESTER (ELECTIVE V)

MODELING AND SIMULATION

Course Code: ECE751 Prerequisites: Engineering Mathematics Course Coordinator: Mamtha Mohan, Flory Francis

Credits: 3:0:0 Contact Hours: 42

UNIT – I

Introduction to Simulation: Simulation, Advantages, Disadvantages, Areas of application, System environment, Components of a system, Model of a system, Types of models, Steps in a simulation study

UNIT – II

Simulation Examples: Simulation of queuing systems, Simulation of inventory systems, Other simulation examples

Queuing Models: Markov system, M/G/1 system

UNIT – III

Input Modeling: Data collection, Identifying the distribution with data, Parameter estimation, Goodness of Fit Tests, Fitting a non-stationary Poisson process, Selecting input models without data, Multivariate and Time series input models

UNIT – IV

Statistical Models in Simulation: Review of terminology and concepts, Useful statistical models, Discrete distributions, Continuous distributions, Poisson process, Empirical distributions

Verification and Validation of Model: Model building, Verification, Calibration and validation of models

UNIT – V

Output Analysis: Types of simulations with respect to output analysis, Stochastic nature of output data, Measures of performance and their estimation, Output analysis of terminating simulation, Output analysis of steady state simulations

Textbook:

1. Jerry Banks, John S Carson, Berry L Nelson, David M Nicol, "Discrete Event system Simulation", 4th Edition, Pearson Education, Asia, 2007.

References:

- 1. Averill M Law, W David Kelton, "Simulation Modeling & Analysis", 4th Edition, McGraw Hill International Edition, 2017.
- 2. Narsingh Deo, "Systems Simulation with Digital Computer", 3rd Edition, PHI Publication (EEE), 2004.

- 1. Understand the role of system environment (PO 1, PSO 3)
- 2. Apply the queuing model performance with examples (POs -1, 2, PSO -3)
- 3. Describe the selection of input models without data for multivariate and time series input (POs 1, 2, PSO 3)
- 4. Elaborate on the different distributions of statistical methods (POs 1, 2, PSO 3)
- 5. Analyze the performance of output modeling (POs -1, 2, PSO -3)

CRYPTOGRAPHY, NETWORK AND CYBER SECURITY

Course Code: ECE752 Prerequisites: Digital Communication Course Coordinator: Shreedarshan K

Credits: 3:0:0 Contact Hours: 42

UNIT – I

Introduction to Number Theory Principles: Introduction to cryptography, Overview of modern cryptography, Number theory principles, Euclid's algorithm

Symmetric Key Cryptography: Block cipher and DES, S-Box design principles, Block cipher modes of operation, Attacks and applications on DES

UNIT – II

Asymmetric Key Cryptography: RSA, Mathematical foundations of RSA, Attacks on RSA, Discrete Logarithm Problem (DLP), Diffie Hellman key exchange algorithm, El Gamal encryption, Theory of elliptic curves, Elliptic curve encryption and decryption

UNIT – III

Cryptographic Data Integrity Algorithms and Network Security: Applications of cryptographic hash functions, Message authentication requirements and functions, Message authentication codes, Security of hash functions and codes

UNIT – IV

System Security: Intruders, Intrusion detection, Password management, Types of malicious software, Viruses and viruses countermeasures, Need for firewalls, Firewall characteristics, Types of firewalls

$\mathbf{UNIT} - \mathbf{V}$

Cyber Security: Cyber Anti-patterns, Anti-pattern templates, forces in cyber anti-patterns, cyber anti pattern templates, Enterprise security using Zachman framework, Zachman framework for enterprise architecture, primitive models versus composite models, architectural problem solving patterns, enterprise workshop, matrix mining, mini patterns for problem solving meetings.

Textbooks:

- 1. W. Stallings, "Cryptography and Network Security", 7th Edition, Pearson Education, 2017.
- 2. Thomas J. Mowbray, "Cyber Security Managing Systems, Conducting Testing, and Investigating Intrusions", Wiley Publications, 2014.

- 1. Behrouz A. Forouzan, "Cryptography and Network Security", 2nd Edition, TMH, 2011.
- 2. Atul Kahate, "Cryptography and Network Security", 3rd Edition, TMH, 2017.

- 1. Appreciate objectives of cryptography and network security (POs 1, 2, 3, 4, PSO 3)
- 2. Demonstrate the different encryption techniques, design principles and modes of operation (POs 1, 2, 3, 4, PSO 3)
- 3. Examine various network security algorithms (POs 1, 2, 3, 4, PSO 3)
- 4. Summarize techniques for system security (POs 2, 3, 4, 6, PSO 3)
- 5. Elaborate on various cyber anti-patterns and enterprise security using Zachman framework (POs 4, 6, 8, PSO 3)

MULTIMEDIA COMMUNICATION

Course Code: ECE753 Prerequisites: Digital Signal Processing Course Coordinator: Maya V Karki

Credits: 3:0:0 Contact Hours: 42

UNIT – I

Introduction to Multimedia: Introduction, Network and network services, Multimedia sources, Sources and destination services, Applications of multimedia communication networks: Video streaming to multiple users, Video conferencing

Multimedia Software Tools: Multimedia presentation, Editing and authoring tools in multimedia, Graphics and image data representation, Digital video, Video display interfaces

UNIT – II

Audio and Image Coding Standards: Architectural overview of audio standards, Psychoacoustic modeling, Time frequency mapping, Quantization, Variable length coding, MPEG audio coding standards, Image compression: Quantization, Transform coding: KLT, DCT and Wavelet transforms, EZW and SPIHT algorithm, Standards: JPEG, JPEG 2000

UNIT – III

Video Compression and Standards: Basic video compression techniques, Video compression based on motion compensation, Search for motion vectors, H.261, MPEG video coding: 1, 2, 4 and 7, Video coding standards: H.264, H.265

UNIT –IV

Network Services and Protocols for Multimedia Communication: Local area networks and access Networks, Internet technologies and protocols, Multicast extension, Quality of Service for multimedia communication, Protocols for multimedia transmission and interaction

$\mathbf{UNIT} - \mathbf{V}$

Internet Multimedia Communication: Content multimedia distribution, Broadcast multicast Videoon-demand, Peer-to-peer video streaming with mesh overlays, HTTP based media streaming, Multimedia over wireless and mobile networks: 4G cellular networks and beyond, Multimedia cloud computing

Textbook:

1. Ze Nian Li, Mark S Drew, Jiangchuan Liu ,"Fundamentals of Multimedia", 2nd Edition, Springer, 2014

- 1. Gerry D Gibson, "Multimedia Communications: Directions and Innovations", Academic Press, 2001.
- 2. Ranjan Parekh, "Principles of Multimedia", 2nd Edition Tata McGraw Hill, 2013.
- 3. Fred Halsall, "Multimedia Communications", 1st Edition, Pearson Education, 2011

- 1. Appraise basics of multimedia communication and multimedia software tools (POs 1, 2, 3, 4, PSOs 1, 3)
- 2. Illustrate different audio and image coding standards (POs 1, 2, 3, 4, PSOs 1, 3)
- 3. Elaborate on video compression based on motion compensation and MPEG video coding (POs 1, 2, 3, 4, PSOs 1, 3)
- 4. Appreciate various network services and protocols for multimedia communication (POs 1, 2, 3, 4, PSOs 1, 3)
- 5. Employ internet technologies for multimedia content distribution (POs -1, 2, 3, 4, PSOs -1, 3)

ADVANCED EMBEDDED SYSTEMS

Course Code: ECE754 Prerequisites: Microcontrollers Course Coordinator: Lakshmi Shrinivasan, Suma K V

Credits: 3:0:0 Contact Hours: 42

UNIT – I

Introduction: History of embedded Linux, Why embedded Linux, Embedded Linux vs Desktop Linux, Embedded Linux distributions, Porting roadmap, Getting started: Architecture of Embedded Linux, Linux kernel architecture, User space, Linux start up sequence, GNU cross platform tool chain

UNIT – II

Board Support Package (BSP): Inserting BSP in kernel build procedure, Memory map, Interrupt management, the PCI subsystem, Timers, UART and power management

UNIT – III

Embedded Storage: Flash map, Memory Technology Device (MTD), MTD architecture, Sample MTD driver for NOR flash, Flash mapping drivers, MTD block and character devices, MTD utils package, Embedded file systems, Optimizing storage space, Tuning kernel memory

UNIT - IV

Embedded Drivers: Linux serial driver, Ethernet driver, I2C subsystem on Linux, USB gadgets, Watchdog timer and kernel modules

$\mathbf{UNIT} - \mathbf{V}$

Porting Applications: Architectural comparison, Application porting roadmap, Programming with Pthreads, Operating system porting layer (OSPL), Kernel API driver

Textbook:

1. P. Raghavan, Amol Lad, Sriram Neelakandan, "Embedded Linux System Design and Development", 1st Edition, Auerbach Publications, September 2019.

Reference:

1. Karim Yaghmour, Jon Masters, Gilad Ben-Yossef, Philippe Gerum, "Building Embedded Linux Systems", 2nd Edition, O'Reilly Publications, 2008.

- 1. Employ Linux architecture in embedded systems (POs 1, 3, PSO 2)
- 2. Appraise the need of BSP in an embedded system (POs -1, 2, 3, PSO -2)
- 3. Select appropriate embedded storage device (POs 1, 2, 3, PSO 2)
- 4. Appreciate the importance of device drivers in interfacing hardware modules (POs -2, 3, 4, PSO -2)
- 5. Acquire the knowledge of porting applications (POs 2, 3, 4, PSO 2)